MLSI-SMU SYSTEM MONITORING UNIT

INSTRUCTION MANUAL




TABLE OF CONTENTS

	Page
INTRODUCTION	1
PHYSICAL DESCRIPTION	1
INSTALLATION . General . Connecting Jumpers .	2.
OPERATION	4
INTERFACE TERMS	4
THEORY OF OPERATION AC Voltage Detector (BPOKH) DC Voltage Detector (BDCOKH) Run Indicator Halt/Enable Control Bus Drivers and Receivers Read/Write Register Address Decoder Interrupt Logic	6 8 8 8 8
MAINTENANCE AND REPAIR	10
DRAWINGS	11



©Copyright 1977, MDB Systems, Inc. All rights reserved. DEC, PDP-11 are trademarks of Digital Equipment Corporation.

MLSI-SMU SYSTEM MONITORING UNIT

INTRODUCTION

The MDB MLSI-SMU Monitoring Unit provides a variety of monitoring and control functions as follows:

- a. AC and DC power monitoring and power-up and power-down sequencing, duplicating monitoring functions of the DEC H780 Power Supply;
- b. Pseudo switch register (for PDP-11 compatibility), with addressing logic;
- c. Line time clock or KW11L real-time clock compatibility, with addressing and interrupt logic. Jumpers on the module permit the user to select an internal 60-Hz line time clock, an externally generated clock, or the KW11L-type interrupt system;
- d. A switch panel equivalent to that of PDP-11/03; and
- e. Bus termination.

The MLSI-SMU is a dual module which mounts in one-half quad slot in a MDB BPA84 backplane/cardguide assembly. Because the SMU module contains bus terminations, it should be located at the lowest-priority slot available.

The switch panel associated with the SMU contains:

- RUN and DC ON indicators. The RUN indicator/pushbutton is also used to initiate an initialization cycle.
- A toggle switch to enable or disable the Line Time Clock.
- A toggle switch to control processor HALT/ENABLE.
- An AC ON/OFF switch to control AC line power to the enclosure and to the external power supply.

PHYSICAL DESCRIPTION

The MLSI-SMU Monitoring Unit is a dual module which occupies two slots in the backplane/cardguide assembly. The module is connected to a low AC voltage (to sample the power line frequency), and to the switch panel mounted in the MLSI-BA11 enclosure, by cables terminated with 10-pin Berg connectors. The switch panel is equivalent to the PDP-11/03 switch panel, and is accessible through an opening in the front panel furnished.

Controls are an AC power switch, a HALT/ENABLE switch, and a LTC ON/OFF switch. A RUN indicator shows when the processor is in the RUN status. A DC ON indicator is on whenever AC and DC supply voltage levels are acceptable.

The module requires DC power from the backplane as follows:

- +5V DC at 1.0 ampere.
- +12V DC at 0.1 ampere.

INSTALLATION

General

The MLSI-SMU is installed in the backplane, with cables connected to the switch panel (P2), and to the power supply (P1).

Cable connector P1 is the input to AC voltage detector circuits and must be tied to a low-voltage tap (14 V AC peak) on the power supply (usually the transformer secondary for the +5V DC supply). Table 1 lists P1 pin connections.

Cable connector P2 connects the SMU module to the switch panel printed-circuit board. Table 2 lists pin connections.

Table 1 P1 Connections

Pin Signal AC1 1 5 AC1 AC1 6 AC1 10 3 AC2 8 AC2 2 **GND** 4 **GND** 7 **GND GND** 9

Table 2 P2 Connections

Signal	Pin
LTC ON	1
ENABLE	2
HALT	3
EXT CLOCK	4
+5V DC	5
DCINH	6
DC ON	7
LTC OFF	8
RUNNING	9
GND and a	10

Figure 1 shows the switch panel functions and markings. Figure 2 shows the installed module and switch panel, and the MLSI-BA11-100 enclosure and front panel.

Connecting Jumpers

Certain jumpers must be connected to configure the module for the specific application. Proceed as follows:

a. Determine the Line Time Clock (LTC) mode. The module is normally furnished configured for a 60-Hz LTC using the Event Line Interrupt (BEVNTL) for interrupts (jumper 6 installed).

To use an external clock instead of the internal 60-Hz clock, remove jumper 5 from between locations J and K, and connect between J and H.

For operation with 50-Hz power, value of resistor R39 (Dwg 40341, sheet 2) must be 24K ohms. If operating with 50-Hz power, check module to see that resistor is 24K ohms. (Resistor value is 20K ohms for 60-Hz operation.)

To use the KW11L option (PDP-11 compatible), move jumper 7 from between locations J and K, and connect between J and H. This permits using interrupt logic in response to the KW11L address 777546.

NOTE

When the KW11L option is used, the LTC switch on the switch panel does not control LTC interrupts and must remain in the "off" position.

b. Connect pin AH-1 of the backplane slot occupied by the SMU module to the wirewrap post marked SRUNL (located on the backplane near the terminal strip). The RUN indicator on the switch panel requires this signal connection in order to indicate processor "run" status.




Figure 1 MLSI-SMU Switch Panel




Figure 2 MLSI-SMU Installation

OPERATION

Table 3 lists the controls and indicators on the SMU switch panel and explains the function of each.

Table 3 Controls and Indicators

Control/Indicator	Function
AC ON/AC OFF toggle switch	Controls AC power to DC power supply and to fans. Fuse is in the controlled line.
RUN pushbutton/ indicator	Indicator is <i>on</i> when processor is executing a program. Turns off 200 msec after program execution stops. Pressing pushbutton negates BDCOKH line at processor and causes initialization cycle.
ENABLE/HALT toggle switch	In ENABLE position, negates BHALTL at processor to permit program to run. In HALT position, asserts BHALTL and halts program execution. Processor executes the console ODT microcode.
LTC/ON toggle switch	In ON position, permits either internal or external line time clock to assert the BEVNTL interrupt line. In LTC position, holds BEVNTL line high.
DC ON indicator	Indicator is <i>on</i> when DC power voltages are at acceptable levels.

INTERFACE TERMS

Table 4 lists and defines signals at the backplane connector of the module.

Table 4 Interface Terms

Bus Pin	Term	Description
BR1	BEVNTL	External event interrupt request. If PS bit 7 is zero, the processor responds by entering a service routine via vector address 100 ₈ . Using BEVNTL, a line time clock interrupt occurs every 16-2/3 msec for a 60-Hz line frequency, and every 20 msec for a 50-Hz line frequency.
AH1	SRUNL	System running. Hardwired from processor board to SMU module. "Run" state (program execution) is indicated by pulses from processor at intervals of from 3 μ sec to 5 μ sec. Absence of pulses indicates processor is not executing a program ("Halt" state).

Table 4 Interface Terms (cont'd)

Bus Pin	Term	Description
AL2	BIRQL	Interrupt request. Asserted by processor-enabled interrupt enable and interrupt request logic. Indicates to processor that data may be input or output. Program status word bit 7 must be "0" in order for processor to acknowledge an interrupt request.
AH2	BDINL	Data input. When BSYNCL is asserted, indicates an input transfer from the active bus master. When BSYNCL is <i>not</i> asserted, implies that an interrupt operation is in process.
AE2	BDOUTL	Data output. Implies that valid data is available on lines BDAL0L through BDAL15L and, with reference to the bus master device, that an output transfer is in process. The slave device responding to BDOUTL must assert BRPLYL to complete the data transfer.
AP2	BBS7L	Bank 7 select. Indicates that address on the bus is from the upper 4k bank (28k-32k). With BSYNCL asserted, BBS7L remains active until addressing of bus cycle is completed.
AT2	BINITL	Initialize. Generated by processor during a power-up operation. Clears all devices on the I/O bus.
AF2	BRPLYL	Reply. Generated by SMU in response to either BDINL or BDOUTL. Indicates that input data is available on the BDAL bus, or that output data has been accepted from the bus.
BA1	восокн	DC power OK. Generated by SMU when DC supply voltages are suitable for reliable system operation.
AM2	BIAKIL	Interrupt acknowledge. Asserted by processor in response to BIRQL.
AN2	BIAKOL	Interrupt acknowledge out. Normally asserted to device having next-lower priority on interrupt chain, and appears at BIAKIL input to that device. If SMU stores an interrupt request, BIAKOL is negated at the next device.
BB1	BPOKL	AC power OK. Asserted by SMU when primary AC power is at an acceptable level.
AJ2	BSYNCL	Synchronize. Asserted by bus master device when it has placed an address on lines BDAL0L through BDAL15L.

Table 4 Interface Terms (cont'd)

Bus Pin	Term	Description
AP1	BHALTL	 Processor halt. When asserted by SMU: Processor halts normal program execution; Processor executes ODT microde and invokes the console device. External interrupts are not recognized, although memory refresh interrupts and DMA request/grant sequences are enabled.
	BDALnL	Data/address. One of the 16 data/address bus lines used to transfer all address and data information.
AU2	BDALOL	Bit 0.
AV2	BDAL1L	Bit 1.
BE2	BDAL2L	Bit 2.
BF2	BDAL3L	Bit 3.
BH2	BDAL4L	Bit 4.
BJ2	BDAL5L	Bit 5.
BK2	BDAL6L	Bit 6.
BL2	BDAL7L	Bit 7.
BM2	BDAL8L	Bit 8.
BN2	BDAL9L	Bit 9.
BP2	BDAL10L	Bit 10.
BR2	BDAL11L	Bit 11.
BS2	BDAL12L	Bit 12.
BT2	BDAL13L	Bit 13.
BU2	BDAL14L	Bit 14.
BV2	BDAL15L	Bit 15.

THEORY OF OPERATION

The following paragraphs describe the theory of operation of the MLSI-SMU in terms of the logic diagram (Dwg. No. 40341) contained in this manual. Figure 3 shows the general functional organization of circuits in the unit.

AC VOLTAGE DETECTOR (BPOKH)

After AC power is turned on, the AC voltage at the secondary winding of the +5V supply (AC1, AC2) is rectified and the resulting half cycles appear at the voltage comparator 1F/B. This circuit compares the sample AC voltage with a 2.5V reference at 1F/B-3.

The first, and subsequent, half-cycles of the normal line voltage sample cause the output of 1F/B to trigger a retriggerable one-shot having a period of 16.7 milliseconds (the line fre-




Figure 3 MLSI-SMU Monitoring Unit, Functional Block Diagram

quency period). The resulting signal ACH goes high and triggers an 80-millisecond retriggerable one-shot. After the 80-millisecond period, the output of this one-shot clocks the POK flip-flop, asserting BPOKH to indicate normal AC voltage levels. The 80-millisecond delay permits power supplies to stabilize following application of AC power.

The term ACH also is ANDed (by a "DC normal" level) to a 4-millisecond one-shot which holds the DCOK flip-flop set, causing the DC ON line to go high and turn on the DC ON lamp.

If the AC voltage sample drops below 2.5 volts at 1F/B-2, the ACH one-shot is not retriggered. ACH falls, clearing the POK flip-flop and causing BPOKH to go low indicating a loss or reduction of AC voltage. ACH also permits the 4-millisecond one-shot to return to its stable state and the DCOK flip-flop is cleared, causing the DC ON line to go low and turn off the DC ON Lamp.

DC VOLTAGE DETECTOR (BDCOKH)

The +12V DC and +5V DC supply bus voltages are monitored by a voltage comparator (1F/A) which compares the bus voltage with a 2.5-volt reference at 1F/A-3. If the voltage on the +5V bus falls below 4.6V, or if the +12V bus level falls below 11.3V, the output of 1F/A goes high and clears the DCOK flip-flop 5E. As DCOK goes low, the driver 4E applies a high level at P2-7, turning off the DC ON indicator.

The DC ON indicator is turned on again as soon as DC supply voltages are again at acceptable levels.

RUN INDICATOR (logic diagram, sheet 2)

Whenever the processor is in the Run mode and executing programs, a train of pulses having a period of from 3 to 5 microseconds appears on the SRUNL line. These pulses, inverted, trigger a retriggerable one-shot having a period of 200 milliseconds. While the pulses are present, and for 200 milliseconds after the pulses are removed, the RUNNING line remains low to turn on the RUN indicator.

Two-hundred milliseconds after the processor is put in the Halt mode, or power is turned off, the one-shot reverts to its stable state, making the RUNNING line high and turning off the RUN lamp.

HALT/ENABLE CONTROL (logic diagram, sheet 2)

The cross-coupled inverters 2E-8 and 2E-6 remove effects of switch bounce when the HALT/ENABLE switch is operated.

When the switch is set to the ENABLE position, BHALTL is negated and the processor is free to resume normal program operation.

When the switch is in the HALT position, BHALTL is asserted, causing the processor to execute the console ODT microde.

NOTE

In the Halt mode, the processor will continue to execute memory refresh and respond to DMA requests.

BUS DRIVERS AND RECEIVERS (logic diagram, sheets 2 and 3)

Bus driver and receiver devices (type 8641) condition data and addresses moving in both directions on the bus. Data or address bits put on the bus by the processor (BDALnL) are received and inverted to ODATn lines for transfer to the read/write register and address decoding logic.

Bits to be transferred from the read/write register to the processor (IDATn) are inverted by gated drivers which put the bits on the bus.

Drivers must be enabled by $\overline{SWR1}$. Interrupt status and vector address bits IDAT07 and IDAT06 are also separately gated by the term \overline{INP} .

Another 8641 device (3B) accepts internally generated control signals and puts them on the bus.

Receivers in an 8837 device (1A) receive the bus control signals from the processor.

READ/WRITE REGISTER (logic diagram, sheet 2)

The 16-bit read/write register (devices 4C, 6C, and 7C) responds when the address 777570 is decoded, and either a DATOUT (load) command, or a DATIN (read) command, is received.

The register is loaded from receiver outputs when the address is decoded and DATOUT is received, asserting \overline{SWRO} . The contents of the register are put on the bus (through drivers) when the address is decoded and DATIN is received, asserting \overline{SWRI} .

ADDRESS DECODER (logic diagram, sheet 3)

The address register (devices 4D, 5D, and 6D) stores the address that selects the unit for operation. The register is loaded from receiver outputs by the SYNC (BSYNCL) signal generated by the bus master device.

Bits stored from lines ODAT06 through ODAT12 (and BS7) appear at a NAND circiut, the output of which is used as an input term at the decoder (3D). The address is decoded to assert SWRO when DATOUT is present, or to assert SWRI when DATIN is present.

Terms LKSO and LKSI (used in interrupt logic) are similarly asserted in response to the decoded address and an accompanying DATOUT or DATIN command.

The receipt of a decoded address, and a DATIN or DATOUT command, is acknowledged by asserting RPLY. RPLY is transferred through a driver circuit to the bus (BRPLYL).

INTERRUPT LOGIC (logic diagram, sheet 2)

The unit is furnished with jumpers connected to supply the signal BEVNTL as a periodic interrupt. BEVNTL is derived from a Line Time Clock which is either the AC power line frequency, or the frequency of an external clock.

When the line time clock interrupt line BEVNTL is disabled and jumper 7 is connected between pins H and J, interrupt logic will respond to the internal line time clock only under program control.

Interrupt logic is enabled to respond only when the program has asserted BDAL06L (ODAT06) along with the address decoded to the \overline{LKSO} line, \overline{LKSO} loads the bit into the LKIEN flip-flop, enabling the IRQST (interrupt request) flip-flop.

Similarly, LKSO presents the ODAT07 to the LKRDY flip-flop to inhibit an interrupt cycle.

If LKIEN is true, each line time clock sets the IRQST flip-flop, whose output is put on the BIRQL line to the bus master and, if the interrupt mask has been set, sets the LKRDY flip-flop.

The bus master responds with a data input command (DATIN) which stores the request, and then asserts BIAKIL to gate the stored request to the $\overline{\text{VECT}}$ line.


 $\overline{\text{VECT}}$ controls the multiplexer (5C) so that LKIEN and LKRDY status bits are put on the IDAT06 and IDAT07 lines, respectively, for transfer to the bus. In the normal state of the multiplexer, an $\overline{\text{LKSI}}$ command puts the contents of the switch register on the bus.

When no interrupt is stored in the MLSI-SMU, BIAKIL asserted on the device priority line causes the unit to assert BIAKOL and grant priority to the device having the next-lower priority. BIAKOL is negated when the unit stores an interrupt, reserving priority to the MLSI-SMU.

MAINTENANCE AND REPAIR


In the event of apparent malfunction, refer to the assembly and logic diagrams contained in this instruction manual. Check to be sure connectors are seated and that switch panel controls are properly set.


Repair the module using appropriate skills, techniques, and materials. If you wish MDB Systems to repair the module, pack the module carefully, along with your best evaluation of trouble symptoms, and ship it, prepaid, to MDB Systems.





Schematic change: Resistor R21 changes from a 1K ohm 1/4 watt to a 2K ohm 1/4 watt resistor. STATE MESI-SMU SYSTEM MONITOR UNIT MDB SYSTEMS, INC. HEET NO. DWG. 40341 DATE: AUG 76 1A 8837 RUN/HALT 38 RPLY-DCOK-POK CO THE CO. THE 2C35C 74153 2C0 VECT - 5 7400 LKIEN 9 7402 -KIEN-VECT LKSI IDAT03 IDAT02 IDATO! IDAT 14 DAT 13 -IDATIO FIDATO9 - IDATO8 LKRDY UKSØ 137400 ODATOI -ODATOO-SWRØ-- 90 TAGO ODAT 13 -SWRØ -00AT09 -00AT08 -00AT07 -00AT06 -SWRØ -SWRØ --ODATO5-ODATO4 ODAT03-00AT02-LKSØ.


12


















COMP. SIDE



						205,000			
	200	`	'n	`	m	S	'	,	,
/S7	PART NO.	9-109	7-109	59-0382000	109-10185	MUZAI	174198	7501-K13	342012 HKP
PARTS LIST	DESCRIPTION	TERMINAL BLOCK	TERM. BK. JUMPER	CONNECTOR, FEMALE	PINS, FEMALE	FAN	AC LINE CORD, 9'	AC SWITCH	FUSE HOLDER
	TEM	\triangleleft	8	(2)	4	©	8	Θ	8

- Control of the Cont	MOB SYST	SYSTEMS, INC.
	TITLE: BA11-100 CHASSIS WI	BA11 - 100 CHASSIS WIRING
	DATE: APR 79	SCALE:
	SHEET NO. DWG.	50317 REV.

