

REV. A	REVISIONS			
	SYM.	SHEET	DESCRIPTION	APPROV. DATE
	A		Released to Production	RK 21Apr80

DWG. NO. 02152	SHEET 1 OF 12
----------------	---------------

DRAWN MAS	DATE 4-15-80	TITLE PRODUCT SPECIFICATION BI-505/506 BUFFER DRIVER RECEIVER CARD	DWG. NO. 02152 SHEET 1 OF 12	REV. A
CHECKED RK	DATE 21 APR 80			
ENGR. RK	DATE 21 APR 80			
APPROVED / [Signature]	DATE 4/21/80			



DATARAM CORPORATION
CRANBURY NEW JERSEY

1.0 GENERAL

The BI/505 Buffer Driver card and the BI/506 Buffer Receiver card are designed to provide a buffer stage between the DR-129S BULK SEMI memory and the input/output connectors located in the rear of the BULK SEMI chassis. The BI/506 Buffer Receiver card accepts address and control signals into a BULK SEMI chassis and passes data in both directions. The BI/505 Buffer Driver card is used when more than one BULK SEMI chassis is required and additional chassis are to be driven via the first chassis. The BI/505 transmits address and control from the first chassis to additional chassis and passes data in both directions. The BI/505 and BI/506 use the identical printed circuit board with appropriate strapping and insertion or removal of chips to determine direction of flow of address and control. The BI-505/506 will interface both the 18 bit and 36 bit BULK SEMI chassis (62909 and 62911 respectively).

2.0 MECHANICAL

The card measures 13.64" x 16.4" and is designed to fit in the BULK SEMI standard chassis. (See Figure 1) The card contains two 120-pin .100" center p.c. fingers which mate with card edge connectors designated P9 MEM and P10 I/O, respectively. The pin assignments for P9 MEM and P10 I/O are given in Tables I and II. The signals on the P9 MEM side contains all of the memory signals and the signals on the P10 I/O side contain the buffered memory signals that interface to connectors located on the BS-101 or BS-102 BULK SEMI chassis. The pin designation of the buffered memory signals for connectors A-D and L-P are given in Table III.

3.0 ELECTRICAL SPECIFICATION

3.1 Voltage and Current Requirements

Voltage: +5.0V DC $\pm 5\%$

Current: 5.0 amps max.

3.2 Logic Levels and Characteristics

Refer to MIL-STD 806B for definition of symbols.

All control, address and data interface lines use standard 74S38 TTL drivers and 74S132 receivers and are terminated in a 220 ohm pull-up resistor and 330 ohm pull-down resistors on the buffer board.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152

SHEET

2

OF

12

REV.

A

Logic 0 0.45V @ -1.6 μ A

Logic 1 2.45V @ 40 μ A

All input commands shall have a rise time (t_r) and fall time (t_f) of less than 50 nanoseconds. The overshoot of the leading and trailing edges shall be less than 1.0 volt.

3.3 Input/Output Signal Lines

For a complete description of all the memory signal lines, consult the DR-129S Product Specification 02126.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152

SHEET

3

OF 12

REV.

A

<u>BUFFER BOARD MNEMONIC</u>	<u>CORRESPONDING MEMORY SIGNAL MNEMONIC</u>	<u>DESCRIPTION</u>	<u>NO. OF LINES</u>	<u>INPUT/ (Defined OUTPUT for BI/506)</u>
IADRAVN	ADRAVN	Address Available	1	IN
IADRACN	ADRACN	Address Accepted	1	OUT
IADROON-IADR24N	ADROON-ADR24N	Memory Address	25	IN
IRADVLDN	RADVLDN	Response Address Valid	1	IN
IDTA00N-IDTA17N IDTA18N-IDTA35N	DTA00N-DTA17N DTA18N-DTA35N	Memory Data	18	IN/OUT
ODAVNO	ODAVN	Output Data Available	1	OUT
IDACNO	IDACN	Input Data Accepted	1	OUT
IMRDRN	MRDRN	Memory Read/Restore Lower Word	1	IN
IMWRLBN	MWRLBN	Memory Write Lower Byte Lower Word	1	IN
IMWRUBN	MWRUBN	Memory Write Upper Byte Lower Word	1	IN
IMWRLBAN	MWRLBAN	Memory Write Lower Byte Upper Word	1	IN
IMWRUBAN	MWRUBAN	Memory Write Upper Byte Upper Word	1	IN
MEMSIZE00-MEMSIZE60	MEMSIZE0-MEMSIZE6	Memory Size	7	OUT
PWR SAV	PWR INTN	Power Interrupt	1	IN
PWR INTLO	PWR INTL	Power Interlock	1	OUT
INORMN	NORMN	Normalize	1	IN
ICRERN	CRERN	Correctable Error	1	OUT
IUCERN	UCERN	Uncorrectable Error	1	OUT
ISTATN	STATN	Status	1	IN
ISTAVN	STAVN	Status Available	1	OUT
IMBYN	MBYN	Memory Busy	1	OUT

Note that mnemonics ending in an AN refer to upper word signals found only in the BS-102 BULK SEMI chassis.

The power interlock signal (PWR INTL) is an output signal from the BULK SEMI chassis internal power supply and is brought out to I/O Connector C or N, Pin 2. This signal provides a rapid low to high transition within $500 \pm 100\text{ms}$ of applied AC line voltage and a rapid high to low transition within $5 \pm 2\text{ms}$ after AC line voltage has been removed. The power interlock output logic level specification is:

Logic 0 $0.25\text{V} \pm 0.25\text{V} @ -4.0 \text{ mA}$

Logic 1 $2.45\text{V} @ 9.4 \text{ mA}$



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152

SHEET

4

OF 12

REV.

A

The Power Interlock signal may be used to initiate a power down sequence at the end of which the PWR SAV input (Memory Signal - PWR INT) may be activated or PWR INTL may be directly connected to PWR INT by placing a jumper on the buffer board.

A schematic diagram showing typical buffered data, address and control lines is shown in Figure 2.

3.4 Signal Timing

The following set-up times shall be required when using the buffer card:

Address Lines
(IADRO0-IADR19)

The address lines must be stable 75 nanoseconds prior to Address Available (ADRAVN) and remain stable until ADRAVN goes false.

Data
(IDTA00N-IDTA17N)
(IDTA18N-IDTA35N)

The data bus must be stable 75 nanoseconds before the assertion of Response Address Valid (RADVLDN). IDTA18N-IDTA35N are only used for BS-102 36 bit chassis.

Cycle Control Lines
(IMRDRN, IMWRLBN,
IMWRUBN, IMRDRAN,
IMWRLBAN, IMWRUBAN)

The cycle control lines must be stable for 75 nanoseconds prior to assertion of Address Available (ADRAVN) and remain stable until ADRAVN goes false.

For a detailed description of signal timing, see the DR-129S Product Specification 02126.

3.5 Environmental

3.5.1 Storage Temperature

-40°C to +80°C

3.5.2 Operating Temperature

0°C to +55°C

3.5.3 Relative Humidity

Up to 95% without condensation

3.5.4 Vibration

Will withstand stresses encountered in transportation

3.5.5 Weight

1.7 pounds (.77 kg)



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152

SHEET

5

OF

12

REV.

A

TABLE I

BI-505/506 BUFFER DRIVER/RECEIVER

P9 MEM TERMINAL SIDE

Odd Pins - Component Side

<u>Pin</u>	<u>Signal</u>
1	GND
3	+5V
5	DTA15N
7	ADRO5N
9	DTA07N
11	ADR14N
13	DTA14N
15	ADRO6N
17	DTA16N
19	ADR13N
21	DTA05N
23	ADRO3N
25	DTA17N
27	ADR15N
29	DTA13N
31	ADR16N
33	DTA04N
35	ADR10N
37	IDACN
39	ADROON
41	ODAVN
43	ADRO4N
45	ADRACN
47	ADR12N
49	ADRO8N
51	ADRO1N
53	ADRO9N
55	ADRO2N
57	ADR11N
59	GND
61	ADRAVN
63	GND
65	MWRUBN (Upper Byte Lower Word)
67	PWRINTN
69	MRDRN (Lower Word)
71	NORMN
73	MWRLBN (Lower Byte Lower Word)
75	RADVLDN
77	GND
79	ADR17N
81	ADR18N
83	ADR19N
85	
87	
89	

Even Pins - Solder (Wirewrap) Side

<u>Pin</u>	<u>Signal</u>
2	GND
4	+5V
6	DTA06N
8	ADR07N
10	
12	PWR INTL
14	DTA32N
16	DTA24N
18	DTA34N
20	DTA25N
22	DTA23N
24	DTA33N
26	DTA35N
28	ADR24N
30	DTA31N
32	STATN
34	DTA22N
36	STAVN
38	UCERN
40	CRERN
42	CLRBYN
44	MEMSIZ3
46	MEMSIZ4
48	MEMSIZ5
50	MEMSIZ6
52	
54	ADR20N
56	ADR21N
58	ADR22N
60	GND
62	ADR23N
64	GND
66	MWRUBAN (Upper Byte Upper Word)
68	
70	
72	
74	MWRLBAN (Lower Byte Upper Word)
76	
78	GND
80	
82	
84	
86	
88	
90	



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152

SHEET

6

OF 12

REV.

A

<u>Pin</u>	<u>Signal</u>	<u>Pin</u>	<u>Signal</u>
91	DTA08N	92	DTA26N
93	DTA03N	94	DTA21N
95	DTA12N	96	DTA30N
97	DTA00N	98	DTA18N
99	DTA11N	100	DTA29N
101	MEMSIZ2	102	
103	DTA09N	104	DTA27N
105	MEMSIZ1	106	
107	DTA02N	108	DTA20N
109	DTA10N	110	DTA28N
111	DTA01N	112	DTA19N
113	MEMSIZ0	114	MBYN
115	+5V	116	+5V
117	GND	118	GND
119		120	

Data Bits 0-7, 17	Upper Byte, Lower Word
Data Bits 8-16	Lower Byte, Lower Word
Data Bits 18-25, 35	Upper Byte, Upper Word
Data Bits 26-34	Lower Byte, Upper Word



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152

SHEET

7

OF

12

REV.

A

TABLE II

BI-505/506 BUFFER DRIVER/RECEIVER

P10 I/O TERMINAL SIDE

Odd Pins - Component Side

Even Pins - Solder (Wirewrap) Side

<u>Pin</u>	<u>Signal</u>	<u>Pin</u>	<u>Signal</u>
1	GND	2	GND
3	+5 VOLTS	4	+5 VOLTS
5	SIG RTN	6	SIG RTN
7	SIG RTN	8	SIG RTN
9	ICRERN	10	IDTA18N
11	ICLRBYN	12	IDTA19N
13	IDTA00N	14	IDTA20N
15	IDTA01N	16	IDTA21N
17	IDTA02N	18	IDTA22N
19	IDTA03N	20	IDTA23N
21	IDTA04N	22	IDTA24N
23	IDTA05N	24	IDTA25N
25	IDTA06N	26	IDTA26N
27	IDTA07N	28	IDTA27N
29	IDTA08N	30	IDTA28N
31	IDTA09N	32	IDTA29N
33	IDTA10N	34	IDTA30N
35	IDTA11N	36	IDTA31N
37	IDTA12N	38	IDTA32N
39	IDTA13N	40	IDTA33N
41	IDTA14N	42	IDTA34N
43	IDTA15N	44	IDTA35N
45	IDTA16N	46	--
47	IDTA17N	48	--
49	SIG RTN	50	SIG RTN
51	SIG RTN	52	SIG RTN
53	SIG RTN	54	SIG RTN
55	SIG RTN	56	SIG RTN
57	SIG RTN	58	SIG RTN
59	SIG RTN	60	SIG RTN
61	IMBYN	62	IADRO0N
63	IMEMSI26	64	IADRO1N
65	IMEMSI25	66	IADRO2N
67	IMEMSI24	68	IADRO3N
69	IMEMSI23	70	IADRO4N
71	IADRAVN	72	IADRO5N
73	IADRACN	74	IADRO6N
75	ISTATN	76	IADRO7N
77	ISTAVN	78	IADRO8N
79	IUCERN	80	IADRO9N
81	IRADVLDN	82	IADR10N
83	IMRDRN	84	IADR11N
85	IMWRLBN	86	IADR12N
87	IMWRUBN	88	IADR13N
89		90	IADR14N



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

SHEET

8

02152

OF 12

REV.

A

<u>Pin</u>	<u>Signal</u>	<u>Pin</u>	<u>Signal</u>
91	IMWRLBAN	92	IADR15N
93	IMWRUBAN	94	IADR16N
95	IODAVN	96	IADR17N
97	IIDACN	98	IADR18N
99	IMEMSIZO	100	IADR19N
101	IMEMSIZ1	102	IADR20N
103	IMEMSIZ2	104	IADR21N
105	INORMN	106	IADR22N
107	PWRSAB	108	IADR23N
109	IPWRINTL	110	IADR24N
111	SIG RTN	112	SIG RTN
113	SIG RTN	114	SIG RTN
115	SIG RTN	116	SIG RTN
117	+5 VOLTS	118	+5 VOLTS
119	GND	120	GND

Odd Pins (1-39) on Input/Output Connector A-D and L-P are used for Signal Return.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152

SHEET

9

OF 12

REV.

A

TABLE III
BUFFERED MEMORY SIGNALS - I/O CONNECTORS A-D & L-P

Connector A and L

<u>Pin</u>	<u>Signal</u>
2	IDTA17N
4	IDTA16N
6	IDTA15N
8	IDTA14N
10	IDTA13N
12	IDTA12N
14	IDTA11N
16	IDTA10N
18	IDTA09N
20	IDTA08N
22	IDTA07N
24	IDTA06N
26	IDTA05N
28	IDTA04N
30	IDTA03N
32	IDTA02N
34	IDTA01N
36	IDTA00N
38	ICLRBYN
40	ICRERN

Connector B and M

<u>Pin</u>	<u>Signal</u>	
2	IDTA18N)	
4	IDTA19N)	
6	IDTA20N)	
8	IDTA21N)	
10	IDTA22N)	
12	IDTA23N)	
14	IDTA24N)	BS-102 ONLY
16	IDTA25N)	
18	IDTA26N)	
20	IDTA27N)	
22	IDTA28N)	
24	IDTA29N)	
26	IDTA30N)	Not Available on BS-101
28	IDTA31N)	
30	IDTA32N)	
32	IDTA33N)	
34	IDTA34N)	
36	IDTA35N)	
38	--	
40	--	

Connector C and N

<u>Pin</u>	<u>Signal</u>
2	IPWRINTL
4	PWRSV
6	INORMN
8	IMEMSI2
10	IMEMSI1
12	IMEMSI0
14	IIDACN
16	IODAVN
18	IMWRUBAN (BS-102 Only)
20	IMWRLBAN (BS-102 Only)
22	
24	IMWRUBN
26	IMWRLBN
28	IMRDRN
30	IRADVLDN
32	IUCERN
34	ISTAVN
36	ISTATN
38	IADRACN
40	IADRAVN
42	IMEMSI3
44	IMEMSI4
46	IMEMSI5
48	IMEMSI6
50	IMBYN

Connector D and P

<u>Pin</u>	<u>Signal</u>
2	IADROON
4	IADRO1N
6	IADRO2N
8	IADRO3N
10	IADRO4N
12	IADRO5N
14	IADRO6N
16	IADRO7N
18	IADRO8N
20	IADRO9N
22	IADR10N
24	IADR11N
26	IADR12N
28	IADR13N
30	IADR14N
32	IADR15N
34	IADR16N
36	IADR17N
38	IADR18N
40	IADR19N
42	IADR20N
44	IADR21N
46	IADR22N
48	IADR23N
50	IADR24N



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152


SHEET 10

OF 12

REV.

A

FIGURE 1



— BOARD THICKNESS IS .062 NOMINAL —



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02152

SHEET

11

OF

12

REV.

A

